Abstract-An all high-T, periodic threshold comparator for application in a 4-bit superconductive AID converter has been realized and tested. The theoretical threshold curve of the comparator is calculated and compared to the measured results. Furthermore, the thermal noise immunity and the influence of flux-flow are considered, resulting in practical design constraints for the comparator circuit.
I. INTRODUCTION
ERIODIC threshold comparators can be used to construct P a flash analog-to-digital converter with only one comparator per bit. Several low-T, periodic threshold comparators have been reported previously. The first designs were based on the periodic threshold curve of two (or more) junction SQUID'S. Although these circuits could be operated at very high sampling rates, it appeared that the analog input bandwidth was severely limited by the dynamic behavior of the SQUID'S [ 11. Much larger analog input bandwidths can be obtained by using a comparator based on a quasi-one junction SQUID (QOS), as was first proposed by KO [2] . So far, several low-T, QOSbased comparator circuits have been reported [2]- [7] . An all high-T, (HTS) design was proposed in [8] . In this design, the two Josephson junctions in the QOS were constructed at two parallel ramp-edges, which allows realization of a very small loop inductance. In this paper, this QOS structure is further analyzed. The ideal theoretical threshold curve is calculated and design constraints due to thermal noise and flux flow are considered.
In Section I1 the basic operation of a QOS-based comparator is discussed and the threshold curve is calculated for various circuit parameters. Thermal noise immunity and the influence of flux flow are considered in Section 111. Next, in Section IV a practical implementation is discussed. Measurement results are presented in Section V. Ice, must be much smaller than the critical current ICs of the sampling junction J s , in order that the influence of J s on the behavior of the QOS is small. In that case, the periodic curve Sampling pulses Ip are applied to sample the direction of the circular QOS current IJO. For a properly adjusted amplitude of Ip the sampling junction JS switches to the resistive state for 50% of the values of I,. Each time that the sampling junction switches this results in a voltage at the output node of the circuit, which is considered to be a logical '1'. This is considered to be a logical '0' when a sampling pulse Ip does not give rise to an output voltage.
It is not simple to calculate the required amplitude of the sampling pulses Ip and the values of I, for which the sampling junction JS will switch, because the circular QOS current IJO and the sampling pulse do not simply add up in Js. In fact, the sampling pulse disturbs the actualvalue of IJO. The threshold curve of the comparator, that is the value of I, as a function
OPERATION OF THE QoSmBASED COMPARATOR Fig. l(a) shows the equivalent circuit of the basic QOSbased comparator. In this circuit the current through the digitizing junction JO is a periodic function of the analog input current I, as indicated in Fig. l(b) . The critical current of Jo, Manuscript received October 24, 1994; revised May 5, 1995 current law to the input and output nodes of the QOS, we can easily derive the following relation between the analog input current I,, the sampling current Ip and the phase drop across the digitizing junction
For given values of I, and Ip, the phase of JO will be adapted in order that (3) is satisfied. The value of Ip for which the sampling junction JS will switch is reached when (3) can no longer be satisfied for any value of ( P J~. Therefore, the threshold value of Ip is equal to the maximum of the righthand side of (3) -Ice . sin(cpJo) for cpJo = 0 . . .27r. (4) Fig. 2 shows plots of the threshold curve (4) for several critical current ratio's Ics/ICo and a value of L, such that PL = 0.5. We see that the shape of the threshold curve does not change very much for critical current ratios of 3 and higher. For lower ratios the influence of JS on the QOS behavior increases and for a ratio of one we obtain the well-known threshold curve of a two-junction SQUID (the slight asymmetry is caused by the fact that I, and Ip are inserted asymmetrically).
For each of the threshold curves in Fig. 2 (a) the value of Ithreshold can be calculated at which the sampling junction J s switches for 50% of the values of I,. This is shown in Fig. 3 for the threshold curve with a critical current ratio of 4. We see that the threshold curve is a periodic function around the critical current ICs with minimum and maximum values of ICs -Ico and ICs + Ico. However, contrary to what is stated in other publications, the value of Ithreshold at which JS switches for 50% of the analog input values is not equal to ICs due to the asymmetric shape of the threshold curve. In Fig. 3 the correct value is indicated by the horizontal dashed line. For that value the sampling junction switches in the '1' intervals and does not switch in the '0' intervals.
As mentioned previously, the main reason to use a quasione junction SQUID instead of a symmetrical two junction SQUID is the improved dynamic behavior and the resulting larger analog input bandwidth. The critical current of the sampling junction JS should be significantly higher than the critical current of Jo, in order that the influence of JS on the dynamic behavior of the QOS is small. However, as will be apparent from the discussion on thermal noise and flux flow in the next section, it is also desirable to choose the critical current ratio as small as possible. From the threshold curves in Fig. 2 we can conclude that at low operating speeds a ratio of 3 would be enough. At larger ratios the shape of the curves does not change very much. The influence of the critical current ratio on the dynamic behavior of the QOS was investigated with the help of SPICE and JSIM simulations using realistic parameters based on measurements on individual junctions. At high analog input frequencies the periodic dependence of the circular QOS current on I, as indicated in Fig. l(b) shows a dynamic hysteresis. Fig. 4 shows the results of a JSIM simulation for a sinusoidal input current I, with a frequency of 1 GHz and a peak-to-peak amplitude of 4 @o/L, which corresponds to 4 complete periods of the threshold curve (4 periods are required for the least significant bit comparator in a 4-bit A/D converter). From these results it is clear that the dynamic hysteresis becomes larger for smaller critical current ratios, as expected. Fortunately, the increase of the hysteresis is largely nonlinear with the decrease of the critical current ratio: a change in the critical current ratio from 10 to 2 results in almost the same increase as a change from 2 to 1.5. The increase in dynamic hysteresis stays well-within acceptable limits for critical current ratios of 3 and higher.
The simulations of Fig. 4 were performed for the ideal equivalent circuit of Fig. 1 (a),with realistic junction parameters, but without additional parasitic capacitance or inductance.
The junction IC% product was 1 mV. The hysteresis shown in Fig. 4 can be completely explained by resistive currents due to the voltages across the junctions at high signal frequencies. Thus, for a minimum hysteresis the junction normal resistance should be as high as possible. Another way to reduce the hysteresis is to reduce the parameter PL (I), which can be accomplished by either decreasing the critical current of Jo or by decreasing the loop inductance L. However, decreasing the critical current of JO is limited by the required level of thermal noise immunity-which will be discussed in the next section-and decreasing L will also decrease the input sensitivity, because the threshold period is inversely proportional to the value of L. An interesting circuit to decrease the hysteresis by decreasing the effective critical current of Jo was proposed by KO [7] . However, for the current status of the technology this circuit is too complex for a HTS realization. Instead of reducing the hysteresis itself, it is also possible to decrease its influence by using some sort of redundant coding [3], [9] .
The influence of parasitic capacitance in parallel and parasitic inductance in series with the junctions was also investigated by simulations. The results showed that a parallel capacitance for the digitizing junction JO causes resonances and a considerable increase of the hysteresis. Besides the dynamic hysteresis, a major source of errors at high-frequency operation is the aperture time of the converter, i.e., the time the converter needs to acquire a sample of the input signal. During this time the input signal may not change more than 0.5 lsb. For a 4-bit A/D converter and a required analog input bandwidth of several GHz, the maximum allowable aperture time is in the order of a few picoseconds. However, it is not very practical to apply picosecond sampling pulses to the basic QOS circuit of Fig. l(a) because of the rather large required pulse amplitude and the fact that the resulting output pulses can hardly be detected. In his original design [2], [3] KO proposes to use a short sampling pulse Ipls superimposed on a much larger, slower bias pulse Ib, as indicated in Fig. 5(a) . In that case the narrow sampling pulse causes J s to switch and the wider bias pulse causes J s to remain switched for a time that is sufficient to detect the output pulse. Of course, in that case J s has to be hysteretic.
As our junctions are normally not hysteretic we have to apply capacitive shunting to make J s hysteretic [lo], [ll] .
Simulations show that in our case a value of Cs between 2 and 5 pF is sufficient.
A problem with the circuit in Fig. 5(a) is that close to a threshold level its response to a sampling pulse is rather slow. Simulations show that delays of several tens of picoseconds may occur. Therefore, we prefer an edge-triggered version of the circuit as proposed by . This circuit is shown in Fig. 5(b) . Instead of a current pulse a voltage pulse U, is used for sampling. This voltage pulse is applied to the QOS through a series connection of a small resistor R and a Josephson junction J& which is identical to Js. Now, at the rising edge of U, the current through R, J& and J s starts to increase, until either JS or J& switches. Once one of the junctions has switched, the current through the circuit drops due to the normal resistance of this junction and the other junction is prevented from switching. Note that it is still necessary that the junctions are hysteretic, which is why capacitive shunting is needed for both JS and J&. The current Ib in Fig. 5(b) is a dc-bias current which is needed because the 50% threshold (Fig. 3) is slightly larger than the critical current of J s and to compensate for mismatch between J s and J&. The noise immunity requirement can now be expressed as Eth << Ea and Eth << E j . It is easy to show that the first requirement is usually less stringent than the second one, so we will focus the discussion on the latter.
THERMAL NOISE IMMUNITY
As was first shown by Ambegoakar and Halperin [12] , a Josephson junction obeying RSJ characteristics and having a noise source may in the case of strong damping be treated as the Brownian motion of a particle in a tilted washboard potential. For low bias currents and hence low tilt angle the number of phase slips per second is then given by f = f A . e--y
(8)
where f~ = e M 10l2 Hz is the attempt frequency in the case of over damped junctions using IcR, = 2 mV, and y = a. Furthermore, y has to be large in this approximation.
The limts of the validity of this equation have been discussed in detail by Lee [ 131. The maximum width is defined by the requirement of RSJ-like junction behavior. The minimum junction width is defined by the noise-immunity requirement and is dependent on the required value of the noise parameter y. All curves are calculated for a junction thickness of 100 nm and an operating temperature of 40 K. Fig. 7 . Ratio between the minimum and maximum junction widths as a function of the critical current density. The shaded area indicates where the minimum junction width is smaller than 5 pm, which is the minimum feature size in our process.
Specifying a minimum acceptable value for the noise parameter y > 70 one may formulate a lower bound for the Josephson coupling energy E J
Substituting (6) and (7) into (9) results in a minimum value for the junction critical current or, for a given critical current density J, and junction thickness d, we have the following lower bound to the junction width w
The requirement that the junctions can be described by the RSJ model, i.e., do not show flux flow behavior, results in an upper bound to the junction width [14] , [15] w 5 4xJ (12) where if we neglect the thickness of the junction barrier with respect to the London penetration depth AL. Fig. 6 shows a plot of the minimum junction width (dashed lines) resulting from (1 1) and the maximum junction width (solid line) defined by (12) as a function of the critical current density J,. The minimum junction width is plotted for three different values of yo. We see that only a small range of acceptable junction widths remains if both criteria have to be fulfilled. This severely limits the choice of the junction critical current ratio in the QOS comparator circuit. For a given critical current density, the largest critical current ratio is obtained if the digitizing junction JO has the minimum width defined by (1 1) and the sampling junction has the maximum width given Fig. 7 shows a plot of the ratio between the maximum and minimum junction widths. Note that this ratio cannot be smaller than 1. The shaded area in this figure indicates where the minimum junction width is smaller than 5 pm, which is the minimum feature size in our process. We can conclude that with this minimum feature size it makes no sense to increase the critical current density above 6000 A/cm2. With this critical current density at an operating temperature of 40 K a junction ratio of 3 is feasible with a noise parameter y of 30.
by (12) .
Iv. DESIGN AND FAEWCATION OF A PRACTICAL COMPARATOR
The layout of the all-HTS QOS is shown in Fig. 8 . The two Josephson junctions are located at parallel ramps. The loop inductance L is implemented as a ll-pm wide stripline on top of the structure. The parallel capacitance of J s , which is necessary to make this junction hysteretic, is easily implemented by the wider part at one side of the stripline.
From Fig. 7 , we can conclude that for a maximum critical current ratio I,s/I,o we should aim at a critical current density for the junctions of 4000 to 6000 A/cm2, which is a reasonable value. In that case a suitable width for the smallest junction JO is 5 pm. According to the flux flow requirement (17) the width of the sampling junction J s can now be chosen as large as 15 pm, resulting in a critical current ratio of 3. The inductance of the strip line L can be calculated according to Chang [ 161. For a strip line width of 11 pm and a PBCO insulation layer of 100 nm thickness we obtain an inductance per unit length of 0.07 pWpm. The inductance due to the overlap area's of the junctions was estimated at approximately 0.6 pH, mainly due to the narrow width of the digitizing junction Jo. Thus, for a total loop inductance of about 1 pH the strip line should have a length of approximately 6 pm. Note that the influence of kinetic inductance is neglected. Therefore, in practice the inductance will be somewhat larger. The value of the capacitance C per unit area was estimated to be about 5 x pF/pm2. A test chip was designed containing 12 QOS structures of various dimensions. All QOS structures have an additional junction J& connected to the output node to allow for edgetriggered sampling, as discussed in Section 11. This additional junction is easily realized at the same ramp edge as the sampling junction Js. In all cases the width of the digitizing junction JO was 5 pm. For the sampling junctions widths of 10, 15, 20, and 25 pm were used, resulting in critical current ratios of 2, 3, 4 and 5.
Fabrication V. MEASUREMENT RESULTS far, several test chips have been fabricated. Fig. 9 shows a microphotograph of a-single QOS test structure complete with the additional junction J& for edge-triggered sampling.
Unfortunately, the majority of the test chips appeared to suffer either from shorts in the PBCO junction barriers and isolation layer or from a poor quality YBCO top electrode. From the fact that individual junctions usually worked well, i.e., show RSJ-like characteristics without excess current, we concluded that shorts in the barriers are not a major issue. By using Gadoped PBCO the isolation between top and bottom electrodes may be increased. A further process optimization is necessary to improve the circuit yield. Nevertheless, we were able to perform some promising tests on working structures.
For measurement of the QOS threshold curve we used the measurement setup shown in Fig. 10 . A square-wave current (I,) is used for sampling of the QOS. A rather low frequency of 1 kHz was chosen because of the long cables connecting the QOS to the room-temperature circuitry. The resulting squarewave output voltage is amplified and the amplitude is detected. Next, the amplitude is compared to a reference level and the difference is integrated and used to adjust the amplitude of the sampling current I, in a feedback loop. By adjusting the reference level to a very low value just above the noise level, the junction Js can be kept just at the edge of switching while a sweep is applied as the analog input current I,. This period corresponds to a loop inductance L of about 1.45 pH, which is somewhat larger than the calculated value of 1.2 pH. However, this can be completely explained by additional kinetic inductance, which can be quite large, especially for a poor quality YBCO top electrode. An order of magnitude estimate indicates that the kinetic inductance may be as high as 50% of the geometric inductance.
A problem with the QOS structure of Fig. 8 is that the analog input current I, flows directly over the junctions and the associated magnetic field causes the critical currents of the junctions to be suppressed. This is clearly visible from the measured curve of Fig. 11 . With an increasing value of I,, the amplitude of the modulation decreases, due to suppression of the critical current of Jo. The entire curve is bended due to suppression of the critical current of Js. Therefore, research now focusses on slightly different QOS structures where the magnetic field associated with the analog input current does not penetrate the junctions. Still, the measurement results obtained so far are adequate for realization of a 4-bit A/D converter, which requires only 4 periods of the threshold curve. This is illustrated in Fig. 12 , which shows the measured threshold curve of a single QOS as it would be used for each bit in the converter. Operation of the QOS structures as a periodic comparator was demonstrated at low speeds by applying a 1 kHz squarewave signal to the sampling input. Fig. 13 shows a typical result of this test. The output pulses appear periodically as a function of the input current I,. A digital sampling oscilloscope was used to acquire the input and output signals.
The limited horizontal resolution of the oscilloscope of 256 points results in the rather poor representation of the output pulses, because only a few samples are taken per pulse.
VI. CONCLUSION An all-HTS periodic threshold comparator for application in a 4-bit A D converter has been designed, fabricated, and tested. An analysis was provided with respect to thermal noise immunity and the influence of flux flow, resulting in minimum and maximum widths for the Josephson junctions in the circuit. Several test chips were realized, each containing 12 comparator structures with various dimensions. Measurement results show that the threshold curves of the comparators have more than enough periods as required for a 4-bit A/D converter. However, in the current design it appears that the threshold curve is also directly modulated by the analog input current. Research now focusses on adapting the QOS Fig. 13 . Low speed digitizer test. The analog input signal I, has a frequency of about 50 Hz. The sampling frequency is 1 kHz. The poor representation of the output pulses is due to the limited resolution of our sampling oscilloscope.
Scales: Uout: 100 pV/cm, I,: 1 mA/cm. structure to eliminate this effect. Nevertheless, operation of the comparator has been demonstrated at slow sampling speeds, indicating that an all-HTS 4-bit A D converter based on these comparators is feasible, given the current state of the ramp type technology we used.
